



## **PLLs WITH INTEGRATED VCO - MICROWAVE APPLICATIONS EVALUATION BOARD OPERATING GUIDE**

## **Table of Contents**

1.0	Applicable Products	. 2
2.0	Introduction	. 2
3.0	Evaluation Kit	. 2
4.0	Evaluation Board Operation	. 3
4.1	Configuration with On-Board Crystal Oscillator	. 3
4.2	Configuration with External Crystal Oscillator	. 5
4.3	Configuration with the Different Type of Loop Filters	. 6
4.3.1	General Schematic Of Loop filter	. 6
4.3.2	Passive Loop Filter	. 7
4.3.3	ActiveC Loop Filter	. 8
5.0	Operating Procedure	. <b>9</b>





#### 1.0 Applicable Products

HMC767LP6CE, HMC769LP6CE, HMC778LP6CE

#### 2.0 Introduction

This Operating Guide covers the specified family of Hittite fractional synthesizer with integrated VCO. Section 3 lists the evaluation Kit contents. Sections 4 and 5 describe how to operate the evaluation board.

#### 3.0 Evaluation Kit

The evaluation kit contains the following contents:

- a. (1) Evaluation Board Part #: 130369-HMC767LP6CE or 130370-HMC769LP6CE or 130371-HMC778LP6CE
- b. (1) CD ROM Part # 121325
- c. (1) USB Controller Board # 122046
- d. (1) USB Cable # 690-00064-00
- e. (1) Control Cable # 595-00199-00

The CD ROM should include the followings files as a minimum:

- a. FTDI USB Drivers .zip file
- b. VB HMC Synthesizer Controller Software
- c. PLL Design Software
- d. Recommended PLL Register Set Text File
- e. README Installation Guide





### 4.0 Evaluation Board Operation

#### 4.1 Configuration with On-Board Crystal Oscillator

The evaluation board of Hittite fractional synthesizer with integrated VCO should be set up as shown in the Figure 1. It should be noted that very low noise synthesizers are sensitive to noisy power supplies. The evaluation board provides on-board regulators to isolate the +5.5V supply from the PLL analog and digital +3.3V supplies, the PLL Charge Pump +5V supply and the VCO +5V supply. The VCXO is also regulated separately to +3.3V from the +5.5V external supply.

The very low noise of the synthesizer requires a high quality test instrument to observe the phase noise or jitter. For this we recommend a signal analyzer such as the Agilent E5052B or equivalent. A high performance spectrum analyzer can be used as an alternative to the signal analyzer.

Figure 2 highlights the major components and connectors on the Synthesizer evaluation Board.




Figure 1. Typical Setup of Synthesizer evaluation Board








Figure 2. Synthesizer Evaluation Board Major Components





### 4.2 Configuration with External Crystal Oscillator

If it is desired to use the evaluation board with an external crystal oscillator, disconnect the VCXO power supply by leaving JP1 open, and connect the external source to J2 as shown in Figure 3. If the external source has sufficient drive (see the reference sensitivity plots in datasheets) it is likely not necessary to remove C34, at the output of the on-board crystal oscillator, otherwise remove C34 from the board. The evaluation board has been tested with an external 100MHz sine crystal with C34 in place with no measurable effects, however an external square wave oscillator may be more sensitive to mismatch caused by C34, hence if in doubt, remove C34.




Figure 3. Typical Setup of the Synthesizer Evaluation Board with External Crystal Oscillator





#### 4.3 Configuration with the Different Types of Loop Filters

#### 4.3.1 General Schematic Of Loop Filter

Depending on the user requirements, some type of loop filters can be configured on the evaluation board. A general schematic of loop filters is shown in Figure 4. It can be configured into Passive filter or ActiveC filter. It should be noted that the default loop filter on the evaluation board is ActiveC. R23 is set to zero ohm, while C65 is open as it is optional. R23 and C65 can be configured for a higher order filter to improve the spur performance.




Figure 4. General Schematic of Loop Filter





#### 4.3.2 Passive Loop Filter

Based on the general schematic above, some type of loop filters can be configured as follows.

It should be noted that the Op-amp is powered by a separate power supply, marked +15V.

a. Passive Loop Filter

The Passive loop filter consists of C33, R13, C37, R21 and C61. It can be configured by removing R4, R23, R25, C65, shorting R12=0, and leaving +15V open.

It should be noted that the maximum VCO tuning voltage of the passive loop filter is limited by the charge pump power supply, for example, +5V.




Figure 5. Passive Loop Filter





#### 4.3.3 ActiveC Loop Filter

The ActiveC loop filter consists of C33, R25, C62, C63, R3, R21, C61, R5, R8, C11, C17, C64, C66 and Op-amp U5. It can be configured by removing R12, R13, C37, C65, shorting R4, R23, and powering +15V on.

It should be noted that the ActiveC loop filter is a very popular choice since it does not have the maximum Vtune limit as the Passive loop filter does.




Figure 6. ActiveC Loop Filter





#### 5.0 Operating Procedure

Step 1. Setup the evaluation board as shown in Figure 1

Step 2. Turn +5.5V and +15V supplies on.

Step 3. Launch the control program (located initial on the CD).

Step 4. From the drop down list, select the part you are operating (for example, HMC778LP6CE).

Hittite PLL Evaluation Software	
	Version: 320.0
Select Product From Drop Down List	
Concession of the second	Integrated RF VCOs Integrated Microwave VCOs
HMC764LPBC HMC763LPBC HMC767LPBCE HMC767LPBCE	
HMC770LPSCE HMC783LPSC HMC807LPSC TITTT FTN: Rev B	-
INFORMATION : PLL + VCO Fackage	
*	년 고
Done	Quit

Figure 7. Part Selection Menu





Step 5. Click "Done" button, the main control window pops out as Figure 8 shown.Step 6. Click "Load Reg File" button to load the register contents of the part (Figure 9.)

				Version: 320.0	Register File Disploy Addr (Hex) Data (Hex
SPI Access SPI Read/Wite 1 SPI Read/Wite 2 Utilities Enguency Hop	T RDA	L. (MH4) P. (MH2)	USB S/N: 1 Freduct 104 VCD 10 PSC VCD 10 DUT	MADER 12	
Sraw VCO Frequency Synthesizer Block Diagram			4] Ope	n Detailed GUI	
2550 0499993562	UT Forgancy lathal 2550.04599355 MHz Internet National Forgancy	VCD to Out	C Manual Override n.t 1	Reset Pro © HIGH - RUN © LOW - Reset	u 1
and a second second	2500.043393050 94Hz CO Frequency 2500.0453955350 94Hz	Check Lock		Blow R/W Regs History	Load Reg File

Figure 8. Main Control Window

Load Register File



PLLs WITH INTEGRATED VCO - MICROWAVE APPLICATIONS EVALUATION BOARD OPERATING GUIDE




Figure 9. Main Control Window After Loading Register File





**Step 7.** Click "HMC Synthesizer Block Diagram" button, the block diagram pops out as Figure 10 shown (optional to show the configuration but step not required to run the part).




Figure 10. Synthesizer Block Diagram





Step 8. Set RF frequency in "RF Frequency Control" block.

Check "Manual Override" and change "VCO to Prescaler" from "1" to "4" in Prescaler Control block. For integer mode, type in the frequency desired, click "Update Frequency" button as Figure 11 shown. User can click "Open Detailed GUI" button to see the detailed register window in integer mode as shown in figure 12.

For fractional mode, check "Frac Mode" box first. Then type in the frequency desired, click "Update Frequency" button as Figure 13 shown. In order to optimize the phase noise and spur performances in fractional mode, user should click "Open Detailed GUI" button. The new detailed register control window pops out as shown in Figure 14. In the "Register 09: Charge Pump Register" block, check "Source CP Offset" box or "Sink CP Offset" box and select the calculated CP offset current from the pull down list of "CP Offset" box. Then click "write" button. The correct CP offset current is calculated by the following equation (see Equation 4 on page 19 of HMC703LP4E datasheet).

Required CP Offset Current = (2.5\*10E-9 + 4\*Tps)\*Fcomp\*Icp

Usually this value will give the optimum performances on phase noise and spurs.

	Venium 3200	Addr (Fina) Data REVISION 317.0 RES 0 97070 RES 12 RES 21
SPI Access SR Read/White 1 SR Read/White 2 Utilities Frequency Hop Sear VCD Frequency Synthesizes Block Diagram	BIT GUI Access USB S/R: FTRIEASHA Product HIKC770UVGE VCD TO PS DAMDER 12 VCD TO UST DAMDER 11 INT PN Auß INT ON ANTION : PLL + VCD Packag	ACC 2 30 ACC 40 ACC 40 ACC 40 ACC 57 ACC 57 ACC 57 ACC 57 ACC 77 ACC 77
OUT Prepared Mits) TO200 Hole Out Prepared Mits) Out Prepared Mits) TO200 Hole Environment Mits) Out Prepared Mits)	te Annover Auto (* Hanud Divende te Output 1	REG 150 REG 150 REG 170 REG 180 REG 180 REG 180 REG 180 REG 100 REG 100
250 Mit	Lock	Load Reg File

Figure 11. Main Control Window in Integer Mode



## 140-00073-00

RoHS√ PLLs WITH INTEGRATED VCO - MICROWAVE APPLICATIONS **EVALUATION BOARD OPERATING GUIDE** HIMCTINIPSCE - USB S/N: FTRIEASNA Reg DG: SD: CFG Register T: 00: Modulator Type (1 A; 0 B) 
 Reg DB Analog Evable Register

 IP
 30. bias enable

 IP
 10 O' enable

 ID
 10 or anable


 ID
 10 or or anable
 Reg OC: ALTINT Reg Stop Int/Mit Int [15:0]d littit∈ Read wine . 111. Max · Put Details and [\$1] Reg (D: ALTFRAC Reg 1 Integer Bypace and Ma 
Dp Mode [7.5] Stop Fisc/Channels per (23.0) Read Wite 05: Finish Scobe Reg OIL Helieed on Tag / Unidenctional PM
 OIL Edward Tag en
 ID Henemod 1 Wite Reg 01: RST Registe For the integer 00 Enable Pin select P 01 CE From SP1 C2 Keep Blas on C 03 Keep PFD on Rep OE: SPI TRIG Read Wile 00 SPI Trig mode, these CO Rep Bint [12:10] 10: dop 1 . Frac 8 Accel [3] [1211] Rep DF: GPO Register three boxes are 13 Force DSM On (Despin mode) ٠ D4: Keep CHP on 05: Keep Fiel Buffer on 06: Keep VCDbuf on 07: Keep SPD on 011: Nominal I VCD C2C Bins (1513) 1: lock detect unchecked. 12'11 · Bartmigh (18.15) V 18 Reserved V 17 RFDx2Sel T8 Xha/High Fireq Mode V 19 Xha/DisSat Prot 05 GPO Static Text Value (vdd/vcc) 06 GPO Alicige (Prevent SDO ecci) Read 00. keep VCD54VA on 02. keep VCD54VA on 03. keep VCDD1VB on 10. En Synch Chip Disable 00 Peco · STI AA CR STI THE F/T 07. Ignore Auto/Smart Testate Read Wite 
 Reg 00: Charge Punc Register

 127: 2:54 mA +
 Din log (6:0)

 127: 2:54 mA +
 Up log (13.7)
 Write Read 09 Force GPO Pull Dis disable Reg 02 Reference Divides set divider ratio [13:0]d 22 Presp Genile (Dort reset) Write Reg 12H SPI TRIG Bead T 00 GPO State 23 Ranp Single Step Source CP Othert (Inven-UP) Sink OP Othert (Inven-UP) Sink OP Othert (Inven-UN) CP HK Read T 02 Namp Durp Reg 03 Frequency Register Integer Reg 07 UKD/CSP Regular Read Wite Read 101: 2048 · Lack detect count(2.0) intg[15.0]d Nint) = 51 Rep13H BIST Repite Wite 12 02 Rearved 0 FM Mod Shed 230 Read-Signature[150]d F Ot Reserved 0 010 Dort Care (7.5) Reg 04 Fr Calculate 4637 in. Wile Read. Heg (B: PD Regular Deby Set (2:1) D RFDShot D RFDShot D RFDShot D RFDD Up In D RFD Up In D RFD Up In 16. Bet Bury 00 Fastes T Dont Care [10] Fleg 14H Lock Detect Regist **To He** F 10. Process test En F 11. Master LSD en Read . 111: • **ToFiac** Write. O & FPDmv
 O & FPDmv
 O & FPD Up En
 O & FPD Dn En
 O & FPD Dn En
 O & FPD Face Dn
 O & FPD Face Dn
 O & FPD Face Mid
 OOD No
 ■ PS Bas Sel[1210]
 O & PSD Face Mid
 OOD No
 ■ 00 disabled DigCSP[13:12] □ m Bury Read his 14. Reserved 1 Don't Care [18:16] Reg 05 SD Seed Registe Read All med (22 00hes 19 Received 0 20 Lock Detect Train Reg 21 CSP Concerv mode Reat Talle Read · OpArpilian Sel [1413] ClearRegister History fload. Write Tofie Wile 2 16. M · MonCB Gate Set [16:15] 5 96046447752906E used (22.0) has wite | T 17 VOIV Duty Cycle Ext 18 Process Test to CP Open MarcGui Interface

Figure 12. Detailed Register Window In Integer Mode







### 140-00073-00 revA

\_ [[] X

fiead

Wate

Read

Wate

×

Read

fiead

Read

.

ReadAl

ClearRegister Hotory

Open Main Gui Interface

Read Wite

**RoHS**√

## PLLs WITH INTEGRATED VCO - MICROWAVE APPLICATIONS **EVALUATION BOARD OPERATING GUIDE**




Figure 14. Detailed Register Window In Fractional Mode

**PRODUCT & OPERATING GUIDE** 

Α





ROHS V

# PLLs WITH INTEGRATED VCO - MICROWAVE APPLICATIONS EVALUATION BOARD OPERATING GUIDE

Step 9. Scan the VCO frequency to find the synthesizer locked range ("Frac Mode" box must be checked).

Click "Scan VCO Frequency" button in the main control window (Figure 9). A new small window pops out as shown in Figure 15. Set "Start Freq", "Coarse Step" and "Freq Max Limit", click "Start Scan" button (refer to the specified Min/Max frequencies of the particular part in the datasheet, set "Start Freq" to Min frequency and set "Freq Max Limit" to 1 GHz above Max frequency). When the scan is finished, the synthesizer locked range will be shown in the window. As an example, Figure 16 shows the scan setting and scan result on HMC778LP6CE. Remember that the frequency lock range is greater than the specified frequency range and the phase noise or spurs will degrade outside of this specified window.

Step 10. Run frequency hopping (optional).

Click "Frequency Hop" button in the main control panel (Figure 9). A new small window pops out as shown in Figure 17. Set "Frequency #1", "Frequency #2" and "Dwell Time" in this window. Then click "Start" button. The RF signal will switch between "Frequency #1" and "Frequency #2" in the defined "Dwell Time". Figure 18 shows a typical example of the "Frequency Hop" setting on the HMC778LP6CE. This function usually is used to find the frequency settling time of the synthesizer.

Start freq (MHz)	20	
Coarse Step (MHz)	50	
Freq Max Limit (MHz)	20000	
Fing Linit High [MHz]	F	
Current Freq (MHz)		
Freg Limit Low [MHz]		

Figure 15. Default "Scan VCO Frequency" Window

Frequency H	ор
Frequency #1	MHz
Frequency #2	MHz
Dwell Tire	mt
Start	

Figure 17.Default "Frequency Hop" Window

Start heq [MHz]	9600	
Coarse Step (MHz)	10	
Freq Max Limit (MHz)	11400	
Freq Linit High [MHz]	11222.59	
MidFlange Freq (MHz)	9969.55	
Freq Limit Low [MHz]	0955.63	
Start Scen	Stop Soon	

Figure 16. Scan Setting and Scan Result on HMC778LP6CE

Frequency #1 200 M	1H
200 M	111-
	100
Frequency #2	
000 M	iHz
Dwell Time	
ir.	16
Start	1

Figure 18.Typical Setting Example of FrequencyHop